

Design and Implementation of VLSI DHT highly Modular and Parallel Architecture for Image Compression

Farheen Maryam¹, Naela Husna²

^{1,2}Assistant professor, Dept. of ECE, Ramananda Tirtha Engineering College, Nalgonda, Telangana, India

Abstract- Discrete Hartley transform is one of the most imperative algorithms of the signal processing and image processing system. Now a day in each field obligatory an ever increasing demand for high speed processing and low area design. Many types of discrete Hartley transform algorithm are design in different adder but bit by bit is required high speed adder. In addition, the hardware complexity can be expressively condensed using sub expressions sharing technique of the proposed algorithm in highly parallel VLSI implementation. With efficient sharing of multipliers having the same constant and using the advantages of the proposed algorithm, the numbers of multipliers and adders used has been significantly reduced and is kept at a minimum compared with that of the existing algorithms. Efficient implementation of multipliers with a constant is possible in VLSI. Digital image processing is the use of computer algorithms to perform image processing on digital images. In this project, image compression has been taken as an application to prove the functionality of DHT algorithm in the field of digital signal processing.

Index Terms- Discrete Hartley Transform (DHT), DHT domain processing, image compression, Xilinx Spartan family

I. INTRODUCTION

Digital signal processing (DSP) includes processing of data in various domains based on their applications. DSP has vast applications in various fields such as space, medical, commercial, industrial and scientific. Each requires processing of vast data for collecting useful information [1]. Transform is a technique used in DSP for converting one form of data in another. A family of transform is available in DSP for data processing. Fourier analysis one of the oldest techniques used in this family. Fourier analysis is named after Jean baptiste Joseph Fourier (1768-1830) a French mathematician and physicist. It was used for periodic continuous signals [2-3]. Fourier series is a technique which decomposes a signal in

time domain into a no. of sine and cosine waves in frequency domain. But it was not applicable for non-periodic signals. Then came Fourier transform into existence which removes the drawback of Fourier series and thus can be used for non-periodic continuous signals. Fourier transform is a mathematical tool using integrals [3]. But Fourier transform is not suitable for non-stationary signals. Since both transforms are not applicable for discrete signals, so there is a need for new transform for discrete signals [4].

Discrete time Fourier transform (DTFT) is used for signals that extend from positive to negative infinity but are not periodic. DTFT is not used for periodic discrete signals so discrete Fourier transform (DFT) came into existence. DFT is a discrete numerical equivalent of FT using summation instead of integrals. DFT is used for signals that repeat themselves in periodic fashion extending from positive to negative infinity. FFT is an improvement of DFT in which computation has become faster.

Compression is useful as it helps in reduction of the transmission bandwidth required or the usage of expensive resources, such as memory (hard disks). The term data compression refers to the process of reducing the required data to represent a quantity of information. Because various amounts of data can be used to represent the same amount of information, representations that contain irrelevant or repeated information are said to contain redundant data. Digital image compression is the most important part in applications like multimedia which aims to minimize the number of bits in an image data for its efficient storage (less storage area). Two-dimensional intensity arrays suffer from three principle data redundancies that can be identified and exploited:

Spatial and temporal redundancy

Irrelevant information

Coding redundancy.

In this brief, a new VLSI DHT algorithm that is well suited for a VLSI implementation on a highly parallel and modular architecture is proposed. It can be used for designing a completely novel VLSI architecture for DHT.

II. RELATED WORKS

H. M. De Oliveira et al. [1], discrete transforms which include the Discrete Fourier Transform (DFT) or the Discrete Hartley Transform (DHT) supply a critical tool in Signal Processing. The software of rework techniques is based on the lifestyles of the so-called speedy transforms. In this paper, a few rapid algorithms are derived which meet the lower bound at the multiplicative complexity of a DFT/DHT. The method is based totally on the factorization of DHT matrices. New algorithms for short block lengths such as $N = 3, 5, 6, 12$ and 24 are offered. In this paper we have seen DHT algorithms for $N=12$ which might be used 52 adders and 4 multipliers.

Said Boussakta et al. [2], the discrete Hartley remodel (DHT) has proved to be a precious tool in virtual signal/image processing and communications and has additionally attracted research interests in lots of multidimensional packages. Although many speedy algorithms were developed for the calculation of one- and -dimensional (1-D and a 2-D) DHT,

the improvement of multidimensional algorithms in three and extra dimensions remains unexplored and has no longer been given comparable attention; hence, the multidimensional Hartley remodel is generally calculated via the row-column method. However, right multidimensional algorithms can be greater efficiency than the row-column method and need to be evolved. Therefore, it's far the aim of this paper to introduce the idea and derivation of the three-dimensional (3-D) radix-2 algorithms for fast calculation of the 3-D discrete Hartley transform. The proposed set of rules is primarily based on the ideas of the divide-and-overcome technique implemented directly in 3-D. It has an easy butterfly structure and has been determined to provide substantial savings in arithmetic operations in comparison with the row-column method based on comparable algorithms. In this paper we have seen DHT algorithm for $N=8$ which can be used 39 adders and 24 multipliers.

GautamAbhay Chand Shah et al. [3], the radix-4 decimation in-time fast Hartley remodel a set of rules for DHT turned into brought by Bracewell. A set of rapid algorithms have been in addition evolved by Sorenson et al. In this paper, a quick radix-4 decimation-in-time set of rules that calls for less number of multiplications and additions is proposed. It utilizes four distinctive systems inside the sign flow diagram. It exhibits a recursive pattern and is modular. The operational counts for the proposed set of rules are decided and confirmed via enforcing the program in C. An analog structure to enforce the set of rules is proposed. The validity of the identical is examined by way of simulating it with the help of the Orcad PSpice. In this paper we have seen DHT algorithm for $N=4$ that are used 8 adders and zero multipliers. Doru Florin Chipper et al. [4], we gift a new green technique for the computation of the discrete Hartley rework of type II and radix-2 length. This recursive method requires a decreased variety of mathematics operations in comparison with current methods and may be without difficulty applied. A new technique for the direct computation of a period N type-II DHT from adjoining DHT-II sequences of period $N/2$ is likewise supplied. In this paper, we've got visible DHT algorithm for $N=8$ which might be used 28 adders and 10 multipliers.

M. N. Murty et al. [5], Discrete Hartley rework is a critical device in virtual sign processing. This paper gives a singular recursive set of rules for attention of one-dimensional discrete Hartley rework of even duration. The transform is constructed by way of single folding of access data and the usage of Chebyshev Polynomial. The single folding set of rules offers data throughput times of that achieved via the conventional techniques. Compared to a few different algorithms, the proposed algorithm achieves savings at the range of additions and multiplications. The recursive algorithms are suitable for VLSI implementation. In this paper, we have visible DHT algorithm for $N=4$ which are used 7 adders and 6 multiplier.

Doru Florin Chipper et al. [6], A new very massive scale integration (VLSI) set of rules for a $2N$ -duration discrete Hartley transform (DHT) that may be effectively applied on a noticeably modular and parallel VLSI structure having the everyday shape is presented. The DHT set of rules may be correctly cut

up into numerous parallel parts that can be performed concurrently. Moreover, the proposed algorithm is well suited for the subexpression sharing technique that may be used to significantly reduce the hardware complexity of the enormously parallel VLSI implementation. Using the blessings of the proposed set of rules and the fact that we are able to successfully percentage the multipliers with the equal constant, the number of the multipliers has been appreciably decreased such that the range of multipliers could be very small evaluating with that of the existing algorithms. Moreover, the multipliers with a steady may be efficiently applied in VLSI. In this paper we've visible DHT algorithm for $N=8$ which might be used 16 adders and a pair of multiplier.

III. SUGGESTED SYSTEM

Table I lists the required number of multiplications and additions for the proposed algorithm, the Sorensen one and Bi algorithm, where rotations are implemented with four multiplications and two additions (Radix-2[13]*) and with three multiplications and three additions (Radix-2[13]**).

Table I computational complexity

N	Radix 2[13]		Radix 2[13]*		Radix 2[11]**		Proposed	
	M	A	M	A	M	A	M	A
8	-	-	-	-	4	26	2	24
16	10	62	10	62	20	74	-	-
32	40	168	38	174	69	194	32	31
64	118	418	98	438	196	482	-	-
128	320	1008	258	1070	516	1154	-	-
256	806	2354	642	2518	1284	2690	-	-

The values of M in the proposed algorithm are computed considering both the multipliers with the same constant and common subexpression sharing. The number of multipliers in Sorensen algorithm [11] is significantly greater than that in the proposed one. However, the split-radix algorithm has an irregular structure and is difficult to be implemented in hardware as opposed to the algorithm been proposed that has a regular and modular structure and can be very easily implemented in parallel for a DHT of length N

= 32. By reducing the number of number of multipliers and adders as shown in Table I mean that the cost as well as the hardware complexity will be reduced significantly.

The multiplier "MUL" blocks are used to implement the shared multipliers with a constant. This block contains two multipliers with a constant. Each multiplier is shared by four input sequences and are multiplied with the same constant. The process is done in an interleaved manner using multiplexers and demultiplexers controlled by two clocks. One of the advantages of this algorithm and architecture is the fact that the multiplications with the same constant are shared in the MUL blocks. Thus, the number of multipliers is significantly less than that of the existing algorithms given in Table I which has become now only 32.




Fig. 1 VLSI architecture for DHT of length N = 32




Fig. 2 Block diagram of the proposed system

Since the image data is easier to compress when pixel values are converted into another domain, hence the need for transformation. The image pixel values is operated by the transform and converts them to a set of less correlated transformed coefficients. Natural images (which are the most common images to be compressed) usually have a lot of spatial correlation between the pixel intensities in its neighbourhood.

The spatial and temporal redundancy is reduced by using the transform where it exploits the correlations just mentioned. This operation is generally reversible and may or may not reduce the data content of the images. Here discrete Hartley transform (DHT) has been used for generating the coefficients. Quantization is the process of approximating a continuous range of values (or a very large set of possible discrete values) by a relatively small ("finite") set of discrete symbols or values. In other words it means limited number of output values are mapped by a broad range of input values. The accuracy of the transformed coefficients will be reduced in accordance with a pre-established fidelity criterion. The goal is to reduce the irrelevant amount of information present in the image. The process is irreversible since the information is lost in this process. So this step must be avoided to keep the whole information intact in error-free techniques.

Quantization matrix for DCT can be easily obtained but the scanning order is special for DHT and hence is difficult for DHT. Since the quantization matrix is difficult to design, energy quantization method can be applied. In this method, the energy content of the transformed coefficients of each matrix is obtained by using the following formula. The normalized energy is given by:

$$E_n = \sum_{m=0}^M \sum_{n=0}^N x(m, n)^2$$

Where M and N are the widths of the sample block and $x(m, n)$ is the transformed sample. Next a threshold value is selected and transformed values will be neglected or kept intact according to this threshold value. Since the threshold value is determined as a percentage of the energy content of the matrix i.e. the intensity of pixel values, hence the threshold value is not a global value and hence varies for each matrix. The percentage value is only pre-decided. The transformed co-efficient is truncated if the transformed co-efficient is less than the threshold value otherwise it is kept intact. By using the method just stated, helps in sustaining the required information in different regions of the images and also helps in treating the image in segments. An entropy encoding is a lossless data compression scheme that is independent of

the specific characteristics of the medium. The main objective of entropy coding is to encode the main types of entropy coding, a unique prefix code will be generated and assigned to each unique symbol that occurs in the input.

Huffman coding is one of the most popular techniques for removing coding redundancy. The term refers to encoding a source symbol (such as a character in a file) with the use of a variable-length code table. Based on the estimated probability of occurrence for each possible value of the source symbol, the variable-length code table has been derived in a particular way. A Huffman coder forms a data tree from the original data symbols and their associated probabilities and determines the compressed symbols.

IV. CONCLUSION

In this momentary, a new highly parallel VLSI algorithm for the computation of a length- $N = 2n$ DHT having a modular and regular structure has been offered. Furthermore, this algorithm can be implemented on a highly parallel architecture having a modular and regular structure with a low hardware complexity by extensively using a sub-expression sharing technique and the sharing of multipliers having the same constant. So from the acquired results, it can be concluded that even though after optimizing the DHT, it can be used for applications in signal processing domain.

REFERENCES

- [1] H. M. de Oliveira, R. J. de Sobra, R. M. Campello de Souza, "A factorization scheme for some discrete Hartley transform matrices", vol. 60, no. 5, may 2013.
- [2] Said Boussakta, Member, IEEE, Osama Hamoud Alshibami, Student Member, IEEE, and Mohammed Yunis Aziz, Student Member, IEEE, "Radix-2 Algorithm for the 3-D Discrete Hartley Transform", IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 49, NO. 12, DECEMBER 2001.
- [3] Gautam Abhaychand Shah, Tejmal Saubhagyamal Rathore, "A Fast Radix-4 Algorithm and Architecture for DHT", Vol-2 No 5 October, 2011.
- [4] Doru Florin Chiper, Senior Member, IEEE, "Fast Radix-2 Algorithm for the Discrete Hartley

Transform of Type II”, IEEE SIGNAL PROCESSING LETTERS, VOL. 18, NO. 11, NOVEMBER 2011.

[5] M. N. Murty, “NOVEL RECURSIVE ALGORITHM FOR REALIZATION OF ONE-DIMENSIONAL DISCRETE HARTLEY TRANSFORM”, IJRRAS 10(2) February 2012.

[6] Doru Florin Chiper, Senior Member, IEEE, “A Novel VLSI DHT Algorithm for a Highly Modular and Parallel Architecture”, IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 60, NO. 5, MAY 2013.

[7] A. Amira, “An FPGA based system for discrete hartley transforms.” IEEE publication, pp. 137-140, 2003.

[8] D. F. Chiper, “Radix-2 fast algorithm for computing discrete Hartley transform of type III,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 9, no. 5, pp. 297–301, May 2012.

[9] H. Z. Shu, J. S. Wu, C. F. Yang, and L. Senhadji, “Fast radix-3 algorithm for the generalized discrete Hartley transform of type II,” IEEE Signal Process. Lett., vol. 19, no. 6, pp. 348–351, Jun. 2012.

[10] D. F. Chiper, “Fast radix-2 algorithm for the discrete Hartley transform of type II,” IEEE Signal Process. Lett., vol. 18, no. 11, pp. 687–689, Nov. 2011.

[11] H. V. Sorensen, D. L. Jones, C. S. Burrus, and M. T. Heideman, “On computing the discrete Hartley transform,” IEEE Trans. Acoust., Speech, Signal Process., vol. ASSP-33, no. 5, pp. 1231–1238, Oct. 1985.

[12] H. S. Malvar, Signal Processing With Lapped Transforms. Norwood, MA, USA: Artech House, 1992.

[13] G. Bi, “New split-radix algorithm for the discrete Hartley transform,” IEEE Trans. Signal Process., vol. 45, no. 2, pp. 297–302, Feb. 1997.

[14] C. W. Kok, “Fast algorithm for computing discrete cosine transform,” IEEE Trans. Signal Process., vol. 45, no. 3, pp. 757–760, Mar. 1997.

[15] A. Erickson and B. S. Fagin, “Calculating the FHT in hardware,” IEEE Trans. Signal Process., vol. 40, no. 6, pp. 1341–1353, Jun. 1992.