LEAKAGE CURRENT CONTROL USING FULL ADDER

LEAKAGE CURRENT CONTROL USING FULL ADDER
Author(s):
VINAYKUMAR ANKIREDDY, SREEKANTH BAIRAGONI
Keywords:
Cmos, Fulladder, Leakage Current, Pmos, Nmos
Abstract
The commonly used leakage power suppression technique in integrated circuits is power/grounded gating techniques which is also known as multi-threshold CMOS technique. When an MTCMOS circuit block transitions from sleep mode to active mode, there will be production of significant power and ground distribution network noise. Mainly, by using full adders, the calculation of leakage current are made easy. By separating the functionality of a circuit into independent, interchangeable modules, it is necessary to executes only one aspect of desired functionality. This improves dynamic nature of design in real time applications. It makes easier for fault detection and malfunctioning of in circuit.
Article Details
Unique Paper ID: 144115 Publication Volume & Issue: Volume 3, Issue 6 Page(s): 121 - 125
Article Preview & Download

Share This Article

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org