DESIGN OF COMPARATOR USING DIFFERENT LOGIC STYLES OF FULL ADDER
Author(s):
K Tharun Teja, C. Satya PratikshReddy, Chinthareddy Sri Sai Ravali
Keywords:
Full Adder, Comparator, Inverter, Half Adder, XOR, MUX.
Abstract
In this paper, a new design of comparator is described with the help of Full adders which are the integrated blocks of an ALU in this 21st century and ALU is a basic functional unit of the Microprocessor and Digital Signal Processing. In the world of technology, it has become very essential to develop new design methodologies to reduce the power consumption. In this paper,comparator is developed using various design styles of full adder. We have also calculated and compared the power consumption by different logic styles implemented.
Article Details
Unique Paper ID: 142633

Publication Volume & Issue: Volume 2, Issue 5

Page(s): 78 - 81
Article Preview & Download


Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews