Low Power Level Converting Flip-Flop design by using Conditional Discharge Technique
Author(s):
KEERTHANA S
Keywords:
Clustered Voltage Scaling (CVS), Conditional discharge technique, flip-flop, level conversion
Abstract
Clustered Voltage Scaling (CVS) is an effective way to reduce power consumption in digital integrated circuits. Level-converting flip-flops are the critical elements in the CVS scheme. A single edge implicit pulse-triggered level-converting flip-flop with a conditional clock technique is used in the existing system. It increases the data switching activity due to longer delay. So the power consumption is more. In proposed method LCFF with conditional discharge technique is used. By using this technique the extra switching activity is eliminated by controlling the discharge path when the input is stable high and the total power consumption is reduced and suitable for low power application. The proposed system is scaling in terms of power and delay. The simulations are done by using Mentor graphics tool in 130nm technology.
Article Details
Unique Paper ID: 142611

Publication Volume & Issue: Volume 2, Issue 4

Page(s): 101 - 105
Article Preview & Download


Share This Article

Join our RMS

Conference Alert

NCSEM 2024

National Conference on Sustainable Engineering and Management - 2024

Last Date: 15th March 2024

Call For Paper

Volume 10 Issue 10

Last Date for paper submitting for March Issue is 25 June 2024

About Us

IJIRT.org enables door in research by providing high quality research articles in open access market.

Send us any query related to your research on editor@ijirt.org

Social Media

Google Verified Reviews